[an error occurred while processing this directive]
|
Результаты:
Logic cells 7 / 5,980 ( < 1 % )
Registers 4 / 7,074 ( < 1 % )
I/O pins 81 / 185 ( 43 % )
Clock pins 1 / 2 ( 50 % )
M4Ks 2 / 20 ( 10 % )
Total memory bits 648 / 92,160 ( < 1 % )
Total RAM block bits 9,216 / 92,160 ( 10 % )
Maximum fan-out 40
Total fan-out 119
Average fan-out 1.32
include "altshift_taps.inc";subdesign test
(
clk:input;
idata[3..0]:input;
odata[18*4-1..0]:output;
sout[3..0]:output;
)begin
(sout[],odata[]) = ALTSHIFT_TAPS(idata[],clk,vcc) with (NUMBER_OF_TAPS=18, WIDTH=4, TAP_DISTANCE=11);
end;
E-mail: info@telesys.ru