[an error occurred while processing this directive]
|
subdesign clk2x
(
clk_in :input;
clk2x_out :output;
)
variable
one :dff;
two :dff;
reset :dff;
begin
one.clk = clk_in;
two.clk = !clk_in;
one.d = vcc;
two.d = vcc;
clk2x_out = one # two;
one.clrn = !reset;
two.clrn = !reset;
reset.d = vcc;
reset.clk = clk2x_out;
reset.clrn = !reset;
end;
E-mail: info@telesys.ru