SIGNAL wire_n000l_o : STD_LOGIC;

n000l : oper_selector
GENERIC MAP (
width_data => 4,
width_sel => 4
)
PORT MAP (
data => wire_n000l_data,
o => wire_n000l_o,
sel => wire_n000l_sel
);