[an error occurred while processing this directive]
-- AlteraHDLSUBDESIGN GROUP(A[2..0] : INPUT;B[3..1] : INPUT;C,D,E : INPUT;OUT[5..3] : OUTPUT;)BEGINOUT[] = !A[] & B[] !#(C,D,E);END;
E-mail: info@telesys.ru