[an error occurred while processing this directive]
|
IEEE Std 1076.3-1997
IEEE Standard VHDL Synthesis Packages
IEEE Std 1076.2-1996
IEEE Standard VHDL Mathematical Packages
IEEE Std 1164-1993
IEEE Standard Multivalue Logic
System for VHDL Model
Interoperability (Std_logic_1164)
если надо могу сбросить.
E-mail: info@telesys.ru