[an error occurred while processing this directive]
|
SUBDESIGN TST
(
CLK:INPUT;
OUT[7..0]:OUTPUT;
)
VARIABLE
CNTR[7..0]:DFF;
CLK_INT:NODE;
BEGIN
CNTR[]=CNTR[]+1;
CNTR[].CLK = CLK_INT;
OUT[]=CNTR[];
CLK_INT = GLOBAL(CLK XOR LCELL(LCELL(LCELL(LCELL(LCELL(LCELL(LCELL(CLK))))))));
END;
E-mail: info@telesys.ru