[an error occurred while processing this directive]
|
process (clk, clr)
variable Qint: STD_LOGIC_VECTOR (3 downto 0);
begin
Q<=Qint;
if clr='1' then
Qint := "0000";
fout <= '0';
elsif clk='1' and clk'event then
if ce='1' then
if ((fout='1') and (fin='1')) or (next_str='1') then
Qint := "0000";
fout <= '0';
elsif fin='1' then
Qint := Qint + 1;
end if; -- end if;
end if;
if op_mode(1)='0' and str(0)='0' and Qint = 9 and fout='0' then
fout <= '1';
end if;
if op_mode(1)='0' and str(0)='1' and Qint = 15 and fout='0' then
fout <= '1';
end if;
end if;
end process;
E-mail: info@telesys.ru