module имя_как_у_проекта (
clk, reset,
count );

input clk, reset;
output [17:0] count;

reg[17:0] counter;
always @(posedge clk or posedge reset)
if (reset)
counter <= 0;
else
counter <= counter + 1;

assign count = counter;

endmodule