1. A misaligned data word fetch is attempted. This condition occurs when an instruction performs a word access with the LSb of the effective address set to ‘1’. The PIC24F CPU requires all word accesses to be aligned to an even address boundary. 2. A bit manipulation instruction using the Indirect Addressing mode with the LSb of the effective address set to ‘1’.