|
|
§ Program memory = SDRAM. Around 25 AHB clock cycles are required to read one cache-line miss (of 8 words).
§ RAM = 0 ws.
§ Memory for constants (tables) = 0 ws if in local SRAM. maximum 50 AHB clock cycles for a data cache line miss in write-through. Write-back would be around 25.
E-mail: 
info@telesys.ru
