entity aaa is port( a : in std_logic; b : out std_logic );end aaa;
architecture rl of aaa isbegin b <= a; end rl;