[an error occurred while processing this directive]
|
FEATURE amplify synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE amplifyasic synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE amplifyissp synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE amplifyrapidchip synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE certify synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE certifysc synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE identify_tps synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE identifydebugger synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE identifydebugger_actel synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE identifydebugger_altera synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE identifydebugger_xilinx synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE identifyinstrumentor synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE identifyinstrumentor_actel synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE identifyinstrumentor_altera synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE identifyinstrumentor_encrypt synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE identifyinstrumentor_xilinx synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE synplify synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE synplifyasic synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE synplifydspoption synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE synplifydspsl synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE synplifypremier synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE synplifypremierdp synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE synplifypro synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE synplifypro_asix synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90
FEATURE synplifyproto synplctyd 2022.120 31-dec-2050 uncounted \
VENDOR_STRING=fpga,pro,modular,fsmexpl,nosetback,amplify,multirun,analyst,batch,editor,fsm,quick,tcl,verilog,vhdl,partitioner,dp,asicDesignPlanner,asicpro,jobLaunch,preprocessor,wan,cynapps,amplifypower,m2000,dw,ident,nl \
HOSTID=Your_HOSTID SIGN="AAAAAAAAAAAAAAAA" ck=90