[an error occurred while processing this directive]
|
module tst(clk,out);
input clk;
output out;reg [1:0] div;
always @(negedge clk)
if (div == 2'b10)
div <= 2'b00;
else
div <= div + 2'b01;assign out = clk & (div!=2'b10);
endmodule
E-mail: info@telesys.ru