[an error occurred while processing this directive]
|
Может такое имелось в виду?
module dff1 (q, d, clk, load, data);
input d, clk, load, data;
output q;
reg q;
always @(posedge clk or posedge load)
begin
if (load)
q <= data;
else
if(clk)
q <= d;
end
endmodule
E-mail: info@telesys.ru