[an error occurred while processing this directive]
[an error occurred while processing this directive]
|
The serial clock pin is an output from the S5935, and
the serial data pin is bidirectional. The serial clock is
derived by dividing the PCI bus clock by 512. This
means that the frequency of the serial clock is ap-proximately
65 kHz for a 33-MHz PCI bus clock.
Note: When a serial boot device is used, EA9 is de-fined
as a SCL divide by control pin.
If EA9 = 1 then SCL = PCLK/512
If EA9 = 0 then SCL = PCLK/8
This pin should be pulled high.
E-mail: info@telesys.ru