[an error occurred while processing this directive]
|
MEMORY
{
VECS (RIX) : origin = 400h length = 00200h /* Reset Vector */
BOOTL (RIX) : origin = 200h, length = 0200h
RAM (RWIX) : origin = 600h, length = 0da00h
DARAM1 (RWIX) : origin = 0e000h, length = 1000h
SARAM0 (RWIX) : origin = 10000h, length = 8000h
}SECTIONS
{
.vectors > VECS /* interrupt vector table */
.init > BOOTL
.text > RAM /* CODE */
.data > RAM /* INITIALIZED DATA */.bss > RAM /* GLOBAL & STATIC VARS */
.nidata > DARAM1
}
E-mail: info@telesys.ru